Wire-sizing is probably the most common method to reduce the overall peak voltage drop by reducing the resistivity of interconnect lines. Although with up-sizing of the widths of power network lines, one should be able to reduce the peak voltage drop, the amount of wire segment up-sizing in the power network is limited by the routing areas that are allocated to the power network in each routing layer (assuming that the EM rules are satisfied) [6] . In addition to the wire-sizing technique, in order to reduce the effect of switching noise on the power distribution network, decoupling capacitors are often added near the switching devices. These capacitors act as local charge reservoirs for switching circuits and reduce the effect of the power supply glitches and ground bounce. Determining the optimal values and locations of the on-chip decoupling capacitors is essential in maintaining a robust power supply network [11] , [12] . Similar to the wire-sizing, the portion of the substrate area assigned to the decoupling capacitances is limited and designers should always consider the tradeoff between the reduction of the switching noise and the increase in chip area due to insertion of the decoupling capacitors.
It is well-known that through technology-scaling and as a result of reduction of the minimum interconnect widths, the resistance per unit length of the metal layers increases rapidly. However, additional physical effects such as electron surface scattering and finite barrier thickness contribute significantly to the overall metal resistivity of the local thin lines. In fact these effects become even more pronounced by scaling down of the technology feature size (especially in the Cu interconnects).
Furthermore, it has been shown that as the technology feature size is reduced, the peak chip temperatures that occur on the global metal layers increase rapidly due to the self-heating effect [13] . This will cause a further increase in the metal resistivity. Any increase in the metal resistivity would be translated to an increase in the voltage drop in the power distribution network through the IR-drop effect.
Most of the recent research reports on the voltage drop effect have focused on the methodology for efficient computation of the voltage drop values for each gate in the power distribution network [3] , [5] , [9] , [10] . In contrast, this paper studies the effects of technology scaling and temperature on the power supply network voltage drop. It is shown that the voltage drop in the power distribution network increases rapidly with technology scaling and that using well known counter measures such as wire-sizing and decoupling capacitor insertion with resource allocation schemes that are commonly used in the present design methodologies may not be sufficient to limit the voltage fluctuations over the power grid for future technologies and new guidelines should be introduced.
The remainder of this paper is organized as follows. An overview of global and local power grid distribution network topologies is described in Section 2. In Section 3 the methodology of calculating the minimum number of necessary power tracks in the global and semi-global grids in order to satisfy EM rules is discussed. In Section 4 the effects of technology scaling, including the thermal effects, and barrier and thin-film effects, on the worst-case voltage drop are studied. It is also shown that how thermal effects due to substrate hot spots on the global interconnect may affect the worst-case voltage drop. Section 5 examines that how the technology scaling affects the performance of the cell switching activities due to the power network voltage drops. Finally, concluding remarks and summary are presented in Section 6.
Function of the power distribution network is to carry current from the chip power pads to all the cells in the design. In addition, power supply network has many complex and tight electrical specifications, making its design a challenging task. It often consists of a top-level grid network that distributes current from the chip power pads (which are uniformly distributed over the chip area) to the local power trunks and low-level distribution structures that distribute the current from these trunks to the cells. The top-level grid itself is made of global and/or semi-global wire lines that are connected together through vias or stack of vias. Initially, the number and width of the orthogonal metal lines in the global/semi-global power grids are determined based on the EM rules. Simulating the power grid requires solving a set of differential equations that are formed through a typical approach like the modified nodal analysis (MNA) as follows:
where G is the grid conductance matrix, C consists of the grid capacitive (including the decoupling capacitances) and inductive terms, x(t) is the time-varying vector of grid node voltages and currents through the inductors, and u(t) is the vector of time-varying current sources attached to the grid nodes. In case of having a simplified RC model of the power distribution network, the grid conductance matrix G will be a symmetric positive definite sparse matrix. As a result, the system of (1) can be solved very efficiently by various methods like Cholesky factorization or the incomplete Cholesky conjugate gradient technique [14] . When the package model is also included in the analysis, the presence of package pin-topad segments necessitates the inclusion of the current through the inductors as variables in the grid conductance matrix G. Hence, to solve the system of equations of (1), a more general solution technique, albeit with much lower computational efficiency, e.g., the LU-decomposition for solving the RLC networks, should be used. Figure 1 shows the simplified RLC network model which can be used to extract system (1 
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In standard-cell based designs, by planning a power trunk adjacent to a cell row, power can be distributed among the cells in that row (Figure 2) . Accordingly, a number of cells (~ 50 to 100 cells) that belong to the same row of the same functional block in the design are connected to a single power trunk.
The power trunks are usually routed in Metal1 and are connected together on one side by using a strip of Metal2, making a comb-like structure as shown in Figure 2 . To achieve better results both in terms of the local voltage drop and EM reliability, one can use out-of-block extensions and connect both sides of the power trunks together. Without loss of generality, we use inverters to represent the cells that are powered by the local power trunk. A circuit model of the local power trunk is depicted in Figure 3 where we assume that N-2 identical inverters are connected to a power trunk. Capacitors Cd i 's represent both the drain diffusion capacitances and the add-on (thin-oxide) decoupling capacitances. The total on-chip nwell decoupling capacitor is determined by the area, depth and perimeter of each n-well. To achieve high speed switching devices, the thin-oxide decoupling capacitors should be placed in close proximity of the highly active switching devices. Assuming that the trunk as a purely resistive network for the time being, given voltages V 1 and V N and modeling the current drawn by each inverter as a current source I i , voltage V i at each intermediate node in Figure 2 can be calculated as follows: (2) Note that the resistive voltage drop derived in (2) varies based on the location of cells connected to the grid, the switching activity of each cell, and the location of power pad connections on the grid. As a result, in our experimental setup, we examine the voltage drop in a local power trunk by inserting a reasonable number of inverters in it. To emphasize the worst-case scenario, it is assumed that all inverters connected to the grid segment switch at the same time.
It is also assumed that by assuming a ball grid type of pin assignments in our problem setup, the power pads may be assumed to be uniformly distributed over the chip area (Figure 1 ).
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To alleviate the large transient current flowing through the inductance of the global/semi-global grid and limit the voltage drop, we must place decoupling capacitances throughout the chip. Nominally, the stored charge on these capacitors will supply the required transient current for 10% of the clock period. The charge will be replenished during the remaining 90% of the clock cycle time. To calculate the amount of necessary decoupling capacitances in order to maintain a limited voltage drop, one can use the following:
where P is the total chip power consumption, V dd denotes the supply voltage, f is the clock frequency, C T is the effective chip capacitance, and γ is the probability that a 0-1 transition occurs. Assuming a maximum voltage variation of 10%, the computed decoupling capacitance needed for future technologies varies in a range of 39 to 72nF/cm 2 (for 0.18 to 0.07µm, respectively) [15] . Heuristically, the amount of decoupling capacitance needed to accomplish a limited voltage swing (~10%) can be calculated as follows [16] :
For a metal-insulator-metal (MIM) capacitor having a dielectric with thickness T oxeq =1nm, the decoupling capacitance is about 34.5 fF/µm 2 . Using this value and (4), one can calculate the amount and the area of total decoupling capacitance needed in each technology [17] . These values are presented in Table 1 for different technologies.
A key concern for the power supply network design is the large amount of current that flows through the interconnect lines which gives rise to EM-induced failures. EM is the transport of mass in the metal under an applied current density and is widely regarded as a major failure mechanism for VLSI interconnects.
When current flows through the interconnect metal, an electric wind is set up opposite to the direction of current flow. These electrons upon colliding with the metal ions, transfer sufficient momentum and cause displacement of the metal ions from their lattice sites, thereby, creating vacancies. These vacancies condense to form voids that result in increase of interconnect resistance or even open circuit condition.
The EM lifetime reliability of metal interconnects is modeled by the well-known Black's equation [18] , stated as:
where TTF denotes the time-to-failure (typically for 0.1% cumulative failure.) A is a constant that is dependent on the geometry and microstructure of the interconnect line and j is the average current density. Typically, exponent n is 2 under nominal conditions, Q is the activation energy for grainboundary diffusion (~0.5eV for 0.1µm Cu), k B is the Boltzmann's constant, and T m is the metal temperature. The characteristic goal is to achieve a 10-year lifetime at 100 °C, for which equation (5) and accelerated testing data produce a design rule value for the acceptable current density, j 0 , at the reference temperature, T ref . However, this design rule value does not account for the interconnect self-heating [19] .
Based on the technology roadmap values provided by the ITRS'01 [21] , values for the maximum allowable current density, j 0 , at a specific temperature, T ref , for different technologies are given in Table 1 .
On the other hand it is has been shown that interconnects at different metal layers experience different temperatures and global interconnects get hotter than the local interconnect lines [13] . The metal self-heating is mainly due to the interconnect power dissipation caused by the current flow in the interconnect lines. Although interconnect self-heating constitutes only a small fraction of the total power dissipation in the chip, the temperature rise of the interconnect lines due to the self-heating can be significant. This is due to the fact that interconnects are located far away from the substrate and the heat sink, and are separated by several layers of insulating materials that have lower thermal conductivities compared to the substrate. In fact, full-chip thermal analysis using finite element simulations has shown that the maximum temperature in the chip increases rapidly with scaling due to increased self-heating of the interconnects [20] , despite the fact that per ITRS'01 roadmap guidelines [21] , chip power density Table 1 lists the different parameters for future CMOS technologies based on ITRS'01 roadmap guidelines [21] . The maximum allowable current density j m for global/semi-global tiers at the maximum temperature has been calculated using (6) and is provided in Table 2 . With the knowledge of total power consumption and power supply voltage, one can calculate the maximum current drawn from the power supply. Dividing this value by the number of the power pads, which is usually half of the given value of the P/G pads in the ITRS'01 roadmap guideline (and is usually 2/3 of the total number of I/O pads in today's IC technologies), one can approximately calculate the average current drawn from each power pad. Note that a ball grid type of I/O packaging has been assumed in this analysis. The maximum current drawn from each power pad is a limiting factor on the EM rule for the power grid interconnects in the area surrounded by that pad. In general, the minimum number of the minimum-width gridlines required in a global power network in order to satisfy the EM rules can be approximately calculated as follows:
Power Network Electromigration Rule Satisfaction
where w is the minimum width of each power track at the corresponding metal layer (i.e. global or semiglobal and it is usually half of its defined pitch), ar is the aspect ratio, P is the total power consumption, V dd is the supply voltage, N pad is the number of power pads, and j m is the maximum allowable current density to satisfy the EM rule at the corresponding layer (i.e. global or semi-global). Using (7) and Table   1 , the minimum number of minimum-width gridlines needed for different technologies in order to satisfy EM rules in global and semi-global tiers is shown in the Table 2 . From Table 2 , it can be seen that by going from global to semi-global lines, the power grid gradually gets denser which is expected due to a decrease in the line pitch. In VLSI interconnects, metal resistivity begins to increase as the minimum dimension of the metal line becomes comparable to the mean free path of the electrons. This is because surface scattering begins to have a considerable contribution to the resistivity compared to the contribution due to the bulk scattering.
The surface scattering-governed resistivity ρ of a thin-film metal can be expressed in terms of the bulk resistivity ρ 0 as [22] :
where k=d/λ mfp , d is the smallest dimension of the film (width in our case), λ mfp is the bulk mean free path of electrons and p is the fraction of electrons which are elastically reflected at the surface. The dominance of the surface effect depends on the parameter k. For Copper p = 0.47 and λ mfp = 421Å at 0 °C. Moreover, since the temperature alters the mean free path of the electrons, the temperature coefficient of resistivityα of the thin film is also different from its bulk temperature coefficient α 0 [23] .
Another effect, which is responsible for increased resistivity, is the presence of a finite crosssectional area consumed by the higher resistivity metal barrier material which encapsulates the Cu interconnects. Since the resistivity of the barrier material is extremely high compared to Cu, it can be assumed that Cu carries all the current. Therefore, the effective area through which the current conduction takes place is reduced, or equivalently, the effective resistivity of the metal line of the same drawn dimension increases. Since barrier thickness cannot scale as rapidly as the interconnect dimension, it would increasingly occupy higher fraction of the interconnect cross section area while restricting the current flow only to the lower resistivity Cu [23] . The effective resistivity and temperature coefficient ratios for the global, semi-global and local tier metal for various technology nodes are given in Table 3 .
( (T TA AB BL LE E 3 3) )
It is also well known that interconnect resistance changes linearly with its temperature. This relationship can be written as R = r 0 (1+β.∆T) where r 0 is the unit length resistance at reference temperature and β is the temperature coefficient of resistance (1/°C). By including the effects of surface scattering and barrier thin-film, interconnect resistance can be re-written as:
thin barrier eff R r T ρ α β ρ α = + ∆
The incorporation of such technological constraints in addition to the technology scaling effects on metal resistivity, leads to a more realistic line resistance per unit length than the predicted bulk resistivity.
As we will see later, in order to reduce the maximum voltage drop, the global and semi-global tier metals usually have widths that are many times larger than the minimum width. As a result the barrier-thickness effect should only be considered for the local lines. On the other hand, the global/semi-global tiers are the hottest lines inside the chip [13] . As a result, for global/semi-global lines the effect of line temperature should be considered.
Voltage Drop in Global/Semi-Global Power Network
Based on the minimum required number of the power gridlines as calculated from (7) for both the global and semi-global grids at each technology node, we can build the system of equations (1) 
Case I) No decoupling capacitors:
Using the number of the tracks provided in Table 2 , the resulting voltage drop values will be severe. Ideally, we need to have less than 10% voltage drop in order to ensure correct circuit functionality. Using the minimum-sized tracks will result in a huge and unacceptable voltage drop. As a result, an optimization procedure should be used that (while satisfying the EM rules), attempts to minimize the voltage drop such that a fixed percentage of the total routing area is allocated to the power network [6] . A maximum allocation of 5 to 10% of the routing area to the power network is a common policy in current technologies. Figure 4 shows the worst-case voltage drop in different technologies for 5% and 10% allocation of the routing area to the power network, respectively.
The data in this figure is for the case without considering the on-chip decoupling capacitances.
Case II) Uniformly distributed decoupling capacitors: From Figure 4 , it can be observed that even with wire-sizing up to the allowed budget of the routing area, the voltage drop will be more than the maximum allowable margin of 10%. Insertion of on-chip decoupling capacitors near the switching devices on the substrate decreases the peak magnitude of the voltage drop. The total decoupling capacitor can be calculated by (4) and is reported in Table 1 . It is assumed that the decoupling capacitors are uniformly distributed over the substrate surface. Figure 5 shows the worst-case voltage drop in global/semi-global grids while using projected amount of on-chip decoupling capacitor and 10% of routing area for the power network. Figure 5 shows that by using the suggested on-chip decoupling capacitors, the worst-case voltage drop reduces to an acceptable margin for 0.18µm technology. However, as the sub 130nm technology nodes, the maximum voltage drop violates the 10% voltage swing rule. In the above experiments the area of the total on-chip decoupling capacitors is 5% of the total substrate area.
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Observations made in two previous cases highlight the fact that in current and future technologies, assigning 10% of the routing area to the power network and 5% of the substrate area to the decoupling capacitors will not be sufficient in order to limit the maximum voltage drop to the desired value of 10%.
As a result, for these technologies, new resource allocation limitations should be determined. Figure 6 shows the minimum required percentage of the allocated resources to ensure a worst-case of 10% voltage drop for future technologies.
Voltage Drop in Local Power Network
One can impose the worst-case voltage drop figures from the previous section on the two sides of each power trunk to examine the voltage drop in the local power supply network (Figure 3) . Figure 7 shows the worst-case voltage drop increase as a function of various technology nodes in the local power trunks.
Note that the actual voltage applied at the two ends of the power trunk are at (V dd -V dd' ) where V dd' can be extracted from Figure 5 for different technologies. To extract the total worst-case voltage drop, one must combine the results of the two previous steps. By using data of Figure 5 and Figure 7 , Figure 8 summarizes the total voltage drop increase as a function of technology node in the presence of surface scattering, barrier thickness, and temperature effects on interconnect resistivity. Note that the worst-case voltage drops for different technologies are based on the assumption of uniformly distributed power pads all over the chip area, which is the emerging trend in the industry. By using the periphery-only power pad distribution scheme, the worst-case voltage drop is going to be much more severe than the results projected by Figure 5 and Figure 8 .
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Effect of Hot Spots on the Worst-case Voltage Drop
In reality, the magnitudes of the current sources connected to the power grid are not uniformly distributed over the chip area. Due to different switching activities and/or sleep modes of various functional blocks, the distribution of current sources over the power network is generally non-uniform. As a result, one should distribute the decoupling capacitances non-uniformly according to the activity profiles of the different blocks over the substrate. Existence of such non-uniformly distributed switching activities on the substrate results in substrate thermal gradients and in extreme cases leads to the creation of hot spots.
The existence of such hot spots in the substrate surface introduces non-uniform temperature profiles along the lengths of the long global interconnects. More specifically, the power distribution network spans over the entire substrate area and is thereby exposed to the thermal non-uniformities of the substrate. It has been shown that thermal non-uniformities on the substrate surface may seriously affect the performance of global interconnect lines [25] . Having the power consumption profile of the cells and/or blocks on the substrate, one can easily determine the substrate thermal profile [24] . To derive the thermal profile of a long global interconnect passing over the substrate, one can use the following [25]:
where T line (x) and T sub (x) are the interconnect thermal profile and substrate thermal profile along the length of the interconnect, respectively, and λ and θ constants which can be derived by using the physical dimensions of the interconnect line and the insulator and thermo-electrical properties of the interconnect.
It is also well known that resistivity of a metal line has a linear relationship with its thermal profile. As a result, due to the non-uniformity of the substrate temperature, resistance profile of the power network would distribute non-uniformly. Specifically, resistances of those segments right above the hot spots are going to be higher than the rest of the power network segments. It is expected that by considering the actual temperature-dependent resistivity of the global interconnect, the voltage drops at nodes in the proximity of the hot spots become worse. To model a hot spot, a Gaussian distribution thermal profile with a constant peak at T max , i.e. 
where E C is the critical electric field, L is the channel length (E C L=1.4 V), and V T is assumed to be V dd /5.
As shown in Figure 10 , with technology scaling, the dependency of the gate delay on the power supply voltage fluctuations becomes more severe. Notice that Figure 10 depicts the sensitivity of the power supply voltage variations as a function of technology node. As an example, Figure 10 shows that for each 10% decrease in the power supply voltage in the 0.18 mm technology, we expect to see an 8.5% increase in the gate delay. Figure 11 shows the maximum percentage of delay difference among the devices connected to a semi-global grid for different technology feature sizes. This delay difference will appear as skew among the devices in a clock circuitry. It is seen that technology scaling can introduce a considerable amount of skew into a clock tree by changing the switching speeds of the clock buffers through non-uniform voltage drop over the power grid network. 
Conclusion
In this paper we highlighted the growing importance of the voltage drop effects with technology scaling.
The effects of temperature, electromigration reliability and interconnect technology scaling including resistivity increase of Cu interconnects due to electron surface scattering and finite barrier thickness were taken into consideration for power supply voltage drop analysis. It was shown that barrier thickness and scattering effects must carefully be considered in local interconnect lines, while for global/semi-global tiers, temperature plays an important role in increasing the metal resistivity. Severe performance degradation and/or functional alterations due to power network voltage drop suggests that voltage drop issue is going to become an increasingly important factor in determining the interconnect design policies and signal integrity guidelines. It was shown that new resource allocation guidelines for power supply network metal area and on-chip decoupling capacitors should be provided for future technologies in order to limit the maximum voltage swing in the power networks. It was also shown that by considering the non-uniform temperature effects of the substrate hot-spots on the resistivity of global interconnects, the allocated decoupling capacitances to the hot spot region should be modified accordingly. Finally, it was 
